Diagonal boxes and upper tracks for finite orthogonal layouts #
Vertex v is centered at (8v+4,8v+4). Its three ports leave to the left, up, and right,
and then rise on columns 8v+2, 8v+4, and 8v+6. Edge e travels horizontally on row
8n+2e+2, above all n vertex boxes. All data are explicit finite lists.
Main definitions #
Cslib.Orthogonal.Layout.center,Cslib.Orthogonal.Layout.column: vertex centers and ports.Cslib.Orthogonal.Layout.route: six listed points defining a five-segment route.
Main results #
Cslib.Orthogonal.Layout.route_orthogonal: the routes are proper and orthogonal.Cslib.Orthogonal.Layout.route_bounds: explicit linear grid sides.Cslib.Orthogonal.Layout.route_simple: continuous simplicity.Cslib.Orthogonal.Layout.route_contact: shared endpoint or strict transverse crossing.Cslib.Orthogonal.Layout.center_mem_support_iff: no incidental vertex contacts.
References #
The box/track construction and its proofs are original.
Vertex center inside its diagonal box of side eight.
Instances For
The three distinct upward port columns, ordered left to right.
Instances For
A two-unit initial step to the left, up, or right.
Instances For
A private upper horizontal row for the indexed edge.
Instances For
A route from port s at vertex u to port t at vertex v, on edge track e.
The middle port has two consecutive collinear vertical segments.
Instances For
The fixed initial segment is proper and orthogonal.
The complete route has exactly five segments.
The route starts and ends at the specified centers.
The route starts and ends at the specified centers.
Proper orthogonality uses only distinct vertices and the vertex range bounds.
The six listed points are distinct for an edge with distinct endpoints.
Every contact of an upper bridge with another edge's distinct port stem is a genuine transverse crossing, strictly inside both segments. In particular it is never at a bend.
Any pairwise route contact is either a shared graph endpoint or a strict transverse bridge/stem crossing. The four port inequalities require different edge incidences to use different ports, including at a shared vertex. All statements concern continuous real supports.